Skip to content

Gate x86 SIMD detection by target architecture ## Summary - recognize riscv32 / riscv64 explicitly in Fastor's architecture detection; - keep riscv64 on the existing scalar SIMDVector backend instead of inheriting host x86 SIMD macros. - #183

Open
carlosqwqqwq wants to merge 1 commit into
romeric:masterfrom
carlosqwqqwq:riscv-fastor
Open

Gate x86 SIMD detection by target architecture ## Summary - recognize riscv32 / riscv64 explicitly in Fastor's architecture detection; - keep riscv64 on the existing scalar SIMDVector backend instead of inheriting host x86 SIMD macros.#183
carlosqwqqwq wants to merge 1 commit into
romeric:masterfrom
carlosqwqqwq:riscv-fastor

Commits

  1. Commits on Jun 18, 2026